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Abstract. Second-Order Generalized Integrator –
Frequency-Locked Loop (SOGI-FLL) is a popular tech-
nique available in the grid synchronization literature.
This technique uses gain normalization in the frequency
locked-loop. This increases the computational complex-
ity. In this paper, we propose an alternative imple-
mentation to reduce the computational complexity of
the SOGI-FLL. The proposed implementation modifies
mainly the frequency locked-loop part and requires nor-
malized voltage measurement. dSPACE 1104 board-
based hardware implementation shows that the proposed
implementation executes 20 % faster than the standard
implementation. This could be very beneficial for high
switching frequency application e.g. ≥ 1 MHz. In ad-
dition to the nominal frequency case, multi-resonant
implementation is also proposed to tackle grid har-
monics using a simpler harmonic decoupling network.
Small signal dynamical modeling and tuning are per-
formed for both implementations. Dynamical equiva-
lence is also established between the two implementa-
tions. Experimental comparative analysis demonstrates
similar or better performance (depending on test sce-
narios) with respect to the standard implementation of
the SOGI-FLL.
Keywords
Frequency estimation, Frequency Locked-Loop,
phase estimation, Second Order Generalized In-
tegrator.
1. Introduction
To reduce the worst impacts of climate change, Re-
newable Energy Sources (RES) can play a major role.
In this regard, International Energy Agency (IEA) set
up an ambitious target of 17.6 Gt energy-related car-
bon emission by 2040 (as opposed to 33.1 Gt in 2018).
RES have the potential to contribute in this regard.
RES are generally connected through inverters to the
traditional power grid. Maximum power can only be
transferred to the grid from RES, if the instantaneous
phase of both RES and the grid are the same. This
process is commonly known as grid synchronization.
In addition, many other applications require the phase
and frequency information of the traditional power grid
[1], [2], [3], [4], [5] and [6]. As phase and frequency in-
formation have huge potential implications, this has
attracted the attention of wider engineering communi-
ties, resulting to an increasing research effort.
In the grid synchronization literature, Phase-Locked
Loops (PLL) are widely used. PLL works by synchro-
nizing with the input signal. As such PLLs are sensi-
tive to phase angle jump. To overcome this limitation
of PLL, researchers have paid their attention to fre-
quency which very rarely suffers from sudden change
in the actual power system. As a result Frequency-
Locked Loop (FLL) has been proposed which works
by synchronizing itself with the frequency of the input
signal.
In the literature of FLL, Quadratic Signal Gen-
erators (QSG) are widely used. There are many
different QSG techniques available in the literature,
e.g. Phase Locked-Loop [7], Enhanced Phased Locked-
Loop (EPLL) [8], Second Order Generalized Integrator
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(SOGI) [9] and [10] and its various extensions includ-
ing Double SOGI (DSOGI) [11], self-tuning filter [12],
maximum-likelihood estimator [13], state-observer [14]
and limit cycle oscillator [15] to name a few. For a con-
structive review on this topic, please consult [16] and
the references therein. Out of various techniques, SOGI
based techniques can be considered as one of the most
popular one. Popular commercial micro-controllers e.g.
C2000TM series from the Texas Instruments has builtin
functions for SOGI based technique [17].
Popularity of SOGI based techniques drawn the at-
tention of many researchers. As a result various modifi-
cations are proposed in the literature [9]. Modifications
were aimed to improve certain performances of SOGI
based techniques, e.g. robustness to DC bias, harmon-
ics. However, better performance comes at a cost of ad-
ditional computational complexity including additional
gains to tune. Moreover, as reported in the literature,
SOGI-FLL with additional filters have similar conver-
gence speed like SOGI-FLL. Surprisingly, SOGI-FLL
has less overshoot that that of SOGI-FLLs with addi-
tional filters. As such in this work, we focus on the
standard implementation of the SOGI-FLL. Our aim
is to reduce the computational complexity of the basic
SOGI-FLL while maintaining similar performances.
In many practical applications, high switching fre-
quencies are warranted now a days. High switching fre-
quencies can increase the efficiency and reduce the size
of the converter. In [18], the authors have proposed an
ultra-fast switching frequency gate driver. Google Lit-
tle Box challenge also received submissions with MHz
fast switching frequency [19]. At the sub-MHz switch-
ing frequency range, even a 0.5 µs saving in the com-
putation time can be a game changer. This motivates
us to consider the alternative implementation of SOGI-
FLL that could be computationally simpler.
In this work, we propose an alternative way to cal-
culate the second state variable of the SOGI-FLL and
propose a modification in the FLL equation. This along
with the use of normalized or per unit voltage mea-
surement, help to eliminate the need of gain normal-
ization which reduces the computational complexity.
Moreover, in the case of harmonics, the proposed ap-
proach has a simple harmonic decoupling method. One
question that naturally arise is that are the two imple-
mentations dynamically equivalent. We address this
question through small-signal modeling.
In this paper, an alternative implementation of the
standard SOGI-FLL has been proposed. The proposed
implementation is computationally simpler and has
a simple harmonic decoupling network. Moreover, sub-
ject to parameter tuning, SOGI-FLL and the proposed
alternative implementation are dynamically equivalent.
This alternative implementation is the main contribu-
tion of this paper.
The rest of this paper is organized as follows:
Sec. 2. describes the proposed approach. Model-
ing and tuning are studied in Sec. 3. Extension to
the case of harmonics is described in Sec. 4. Experi-
mental results are given in Sec. 5. Finally, Sec. 6.
concludes this paper.
2. Alternative Implementation
of SOGI-FLL
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Fig. 1: Block diagram of SOGI-FLL: (a) proposed modification,
(b) original with DC bias estimation [20].
Single-phase grid voltage signal with fundamental
component and DC bias/offset is given by:
ν(t) = A sin (ωt+ ϕ)︸ ︷︷ ︸
θ
+A0, (1)
where A is the amplitude, ω is the angular frequency,
ϕ is the phase, A0 is the DC bias and θ ∈ [0, 2pi)
is the instantaneous phase of the grid voltage signal.
SOGI-FLL is a popular technique available in the lit-
erature to estimate the parameters of the grid-voltage
signal (Eq. (1)). SOGI-FLL works through generating
the quadrature signal from the grid-voltage signal us-
ing SOGI part while FLL part adapts the time-varying
grid frequency. In this work, we propose a simple mod-
ifications to both SOGI and FLL part. For further
reference, we name the proposed modification as Al-
ternative SOGI (ASOGI). The proposed modification
is given in Fig. 1(a). The main difference is essentially
the absence of gain normalization in the FLL part. As
such it can be safely claimed that the complexity is
marginally less than the original SOGI-FLL. ASOGI-
FLL can be mathematically represented as:
y˙ = −xωˆ + κ(ν − y − y0)ωˆ, (2a)
x˙ = yωˆ, (2b)
z˙ = −ρx(ν − y − y0)ωˆ, (2c)
y˙0 = µ(ν − y − y0), (2d)
θˆ = arctan
(
y
−x
)
, (2e)
where κ, ρ, µ > 0 are tuning parameters, y(t) is the
estimated value of ν(t), x(t) is the estimated quadra-
ture signal of ν(t), ωˆ is the estimated grid frequency,
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y0 = Aˆ0 is the estimation of DC bias Ao and θˆ is the
estimated value of θ. An advantage of the proposed
modification is that it preserves all the transfer func-
tions of the SOGI-FLL [9]. As such they are avoided
here for the purpose of brevity. In the steady-state,
solutions of x and y are given as:
x = −Aˆ cos(θˆ), (3a)
y = Aˆ sin(θˆ). (3b)
It is to be noted here that amplitude normalization (i.e.
measurement in per unit) is necessary for the proposed
ASOGI-FLL. Since embedded hardwares always work
in the low-voltage e.g. 0–5 V (micro-controller), ±10 V
(dSPACE), normalized measurements are a reality in
power system control design. As such no additional
computational burden is required for the implementa-
tion of the proposed technique.
3. Modeling and Tuning
In this section, small signal modeling and tuning of the
two different implementations are performed. Small
signal modeling will also help to establish the dynam-
ical equivalence between the two implementations.
3.1. Modeling of SOGI-FLL
SOG-FLL shown in Fig. 1(b) can be mathematically
described by the following equations:
x˙ = y, (4a)
y˙ = α (ν − y − y0) ωˆ − xωˆ2, (4b)
˙ˆω =
−αβωˆ2
x2ωˆ2 + y2
x (ν − y − y0) , (4c)
y˙0 = γ (ν − y − y0) , (4d)
θˆ = arctan
(
y
−xωˆ
)
, (4e)
where α, β, γ > 0 are tuning gains and the rest of the
variables retain the same meaning as in Sec. 2. For
further analysis, it is assumed that the SOGI-FLL is
near the equilibrium state, i.e. θ = θˆ, ω = ωˆ, A = Aˆ
and A0 = Aˆ0.
Using Eq. (1) and Eq. (3), the frequency estimation
dynamics can be written as (using similar approaches
as presented in [21]):
˙ˆω =
αβωˆ
Aˆ2
{
A sin(θ)− Aˆ sin(θˆ) +A0 − Aˆ0
}
Aˆ cos(θˆ) =
=
αβωˆ
2
{
sin(θ − θˆ) + sin(θ + θˆ)− sin(2θˆ)
}
+
+
αβωˆ
Aˆ
(A0 − Aˆ0).
(5)
Near the equilibrium point or in the quasi-locked
state one can safely assume that A0 − Aˆ0 → 0,
sin(θ + θˆ) − sin(2θˆ) → 0 and ωˆ = ωn. From the
small-angle approximation formula, one can write that
sin(θ− θˆ) ≈ θ− θˆ. By applying all these simplifications,
Eq. (4c) can be written as:
˙ˆω =
αβωn
2
(θ − θˆ). (6)
To obtain the dynamics of the estimated phase-angle,
let us consider the time derivative of Eq. (4e) given as:
˙ˆ
θ =
y2ωˆ − xωˆy˙
x2ω2 + y2
=
=
−α(ν − y − y0)ωˆ2x+ Aˆ2ωˆ
Aˆ2
=
= ωˆ +
−α(ν − y − y0)ωˆ2x
Aˆ2
.
(7)
Using Eq. (3) in Eq. (4c), it can be found that:
− α(ν − y − y0)ωˆ2x = ˙ˆωAˆ2β−1. (8)
Using Eq. (8) in Eq. (7), the instantaneous phase angle
dynamics can be written as:
˙ˆ
θ = ωn +
˙ˆω
β
. (9)
Finally the dynamics of the DC bias estimation can be
calculated as:
˙ˆ
A0 = γ
[
A0 +A sin(θ)− Aˆ sin(θˆ)− Aˆo
]
ωˆ =
= γ(θ − θ0 +A0 − Aˆ0)ωˆ.
(10)
In the quasi-locked state, it can be assumed that
θ − θˆ → 0. Then the Eq. (10) can be simplified as:
Aˆ0 = γ(A0 − Aˆ0). (11)
Based on Eq. (6), Eq. (9) and Eq. (11), the transfer
function of the linearized frequency, phase and DC off-
set dynamics of SOGI-FLL are given as:
ωˆ(s)
ω(s)
=
αβωn
2
s2 + αωn2 s+
αβωn
2
, (12a)
θˆ(s)
θ(s)
=
αωn
2 s+
αβωn
2
s2 + αωn2 s+
αβωn
2
, (12b)
Aˆ0(s)
A0(s)
=
γωn
s+ γωn
. (12c)
3.2. Gain Tuning of SOGI-FLL
To tune the gains of SOGI-FLL, let us consider the
standard second-order transfer function denominator
polynomial given as:
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s2 + 2ζω
′
ns+ (ω
′
n)
2 = 0, (13)
where ζ and ω
′
n are the damping-ratio and natural fre-
quency respectively. We assume that ω
′
n = ωn. Next,
by comparing the Eq. (13) with the denominator poly-
nomials of Eq. (12a) and Eq. (12b), it can be found
that:
αβωn = 2(ωn
′)2
ωn
′ =
αωn
4ζ
 => β = αωn8ζ2 . (14)
Equation (14) can be used to calculate β from α or
vice-versa. However, it requires the value of the damp-
ing ratio, ζ. Using integral of time weighted absolute
error (ITAE) criteria, Subsec. 5.8 in [22] has suggested
ζ = 1/
√
2 as a optimal value for second-order system.
This value will be considered here as well. With the
selected value of ζ, α = 1 corresponds to β = 78.5. To
select the DC loop tuning gain γ, we consider the first-
order transfer function Eq. (12c). The settling time of
this system is given by:
ts(DC) ≈ 3.9
γωn
. (15)
A settling time of 50 ms (2.5 cycles) corresponds to
γ ≈ 0.25 in Eq. (15). This completes the tuning of the
SOGI-FLL.
3.3. Modeling of ASOGI-FLL
Similar to the ideas presented in Subsec. 3.1. , linear
modeling of the ASOGI-FLL has also been performed.
Details are avoided here for the purpose of brevity. The
transfer function of the linearized frequency, phase and
DC offset dynamics of SOGI-FLL are given as:
ωˆ(s)
ω(s)
=
ρωn
2
s2 + κωn2 s+
ρωn
2
, (16a)
θˆ(s)
θ(s)
=
κωn
2 s+
ρωn
2
s2 + κωn2 s+
ρωn
2
, (16b)
Aˆ0(s)
A0(s)
=
µ
s+ µ
. (16c)
By comparing Eq. (12) and Eq. (16), it can be con-
cluded that SOGI-FLL and ASOGI-FLL are mathe-
matically very similar. Moreover, depending on the
parameter values, the two technique coincides e.g.
κ = α = 1, µ = γωn and ρ = β. This shows that
the two techniques are dynamically equivalent.
3.4. Gain Tuning of ASOGI-FLL
Similar to Subsec. 3.2. , by comparing the Eq. (13)
with the denominator polynomials of Eq. (16a) and
Eq. (16b), it can be found that
ρωn = 2(ωn
′)2
ωn
′ =
κωn
4ζ
 => β = κ2ωn8ζ2 . (17)
Equation (17) can be used to calculate ρ from κ or
vice-versa. Similar to Subsec. 3.2. , ζ = 1/
√
2 is
selected here as well. With the selected value of ζ,
κ = 1 corresponds to ρ = 78.5. To select the DC
loop tuning gain µ, we consider the first-order transfer
function Eq. (16c). The settling time of this system is
given by:
ts(DC) ≈ 3.9
µ
. (18)
A settling time of 50 ms (2.5 cycles) corresponds to
µ ≈ 78.5 in Eq. (15). This completes the tuning of the
ASOGI-FLL.
3.5. Remarks on the Similarity
between SOGI-FLL and
ASOGI-FLL
From the parameter tuning procedures described in
Subsec. 3.2. and Subsec. 3.4. , it is very clear that
ASOGI-FLL and SOGI-FLL have the same linearized
dynamics. The main difference is in the signal nor-
malization procedure. SOGI-FLL does feedback lin-
earization type signal normalization while ASOGI-FLL
avoids this by using normalized measurement. One
criticism of the proposed solution is that the frequency
estimation dynamics become dependent on the ampli-
tude changes. However, this is not the case if nor-
malized measurements are used. Normalized or per
unit measurements are widely used in the power sys-
tem estimation literature. It is to be noted here that
both techniques are nonlinear. As such having same
linear dynamics does not necessarily mean that both
techniques would react exactly the same way in the
presence of disturbance or harmonics.
4. Multi-Frequency
ASOGI-FLL
Harmonics polluted grid voltage signal is given by:
ν(t) = A0 +
2n−1∑
i=1,3
Ai sin (ωit+ ϕi)︸ ︷︷ ︸
θi
, (19)
where Ai, ωi, ϕi and θi are the amplitude, angular
frequency, phase and instantaneous phase of the in-
dividual harmonic components respectively. ASOGI-
FLL as described in Sec. 2. considers only the
c© 2019 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 408
POWER ENGINEERING AND ELECTRICAL ENGINEERING VOLUME: 17 | NUMBER: 4 | 2019 | DECEMBER
case of i = 1. However, in the presence of harmon-
ics ASOGI-FLL can longer provides zero steady-state
error. To eliminate the steady-state error, following
the ideas of [23], parallel operation of the multiple
ASOGI block coupled with a frequency identification
block can be one possible solution. For further develop-
ment, we name this structure as parallel ASOGI-FLL
(PASOGI-FLL). PASOGI-FLL can be mathematically
represented as for n number of frequency components
with i = 1, 2, . . . , n as:
y˙i = −xiωi + αeωi, (20a)
x˙i = yiωi, (20b)
z˙ = −βx1eω, (20c)
y˙0 = γe, (20d)
with ωi = ω·i and e = (ν−y0−y1−y2−. . .−yn). Graph-
ical representation of PASOGI-FLL is given in Fig. 2.
This figure shows that PASOGI-FLL has a very simple
harmonic decoupling network. This can be considered
an improvement w.r.t. the harmonic decoupling net-
work of the standard SOGI-FLL given in Fig. 8 of [20].
For the sake of computational simplicity, let us con-
sider that only the third harmonics is present. In this
case, the grid frequency estimation transfer function is
given by:
y(s)
v(s)
=
sα(ω1 + ω3)(s
2 + ω1ω3)
s4 + a3s3 + a2s2 + a1s+ a0
, (21)
where a3 = α(ω1 + ω3), a2 = (ω21 + ω23) and
a1 = αω1ω2(ω1+ω2) and a0 = ω21ω22 . Bode magnitude
plot of the transfer function is given in Fig. 3. Figure 3
demonstrates excellent filtering property of PASOGI.
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Fig. 2: Block Diagram of the PASOGI-FLL.
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Fig. 3: Bode magnitude plot of the PASOGI.
5. Experimental Results
To evaluate the performance of the two techniques,
dSPACE R©1104 board based Hardware-In-the-Loop
(HIL) experimental study has been performed. Voltage
signal was acquired using the built-in 12-bit LTC1410
Analog-to-Digital Converter (ADC) from Analog De-
vices. The two techniques have been implemented in
Matlab/Simulink with a sampling frequency of 10 kHz.
All the continuous integrators are implemented using
third-order discrete integrator [23]. The same param-
eter values are selected as given in Subsec. 3.2. and
Subsec. 3.4. Block diagram representation of the
experimental setup is given in Fig. 4.
Signal
Generator
Digital to
Analog
Converter
Analog to
Digital
Converter
GTF-FLL
Digital to
Analog
Converter
Oscilloscope
dSPACE 1104
Power grid and voltage sensor emulation Digital implementation
Analog output
dSPACE 1104
Fig. 4: Block diagram of the experimental setup.
To test the computational efficiency, dSPACE Pro-
file has been used. According to the Profiler, the
average execution time for ASOGI-FLL is approxi-
mately 2.35 µs while SOGI-FLL took approximately
2.95 µs. This counts for roughly 20 % time saving
by the proposed implementation. It is to be noted
here that dSPACE 1104 board is a powerful embed-
ded computing hardware. For low-cost domestic ap-
plications, lower end micro controllers are more widely
used. There is a possibility that the execution time
saving could be even higher in those low-cost micro-
controllers. However, this is yet to be tested.
To test the algorithms, we have considered grid volt-
age signal with and without harmonics. For the har-
monics case, we considered the grid voltage has 20 %
Total Harmonic Distortion (THD) comprising of third,
fifth and seventh order harmonics. In both cases, sud-
den jump of frequency, phase, amplitude and DC offset
are considered. Comparative experimental results and
test conditions are given in Fig. 5 and Fig. 6.
Frequency jump test: Both techniques have similar
performances in terms of frequency estimation. How-
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Fig. 6: Comparative experimental results with multiple parallel filters: grid voltage contains 20 % THD.
ever, the techniques slightly differed in terms of phase
estimation error. ASOGI’s peak frequency estimation
error is slightly higher than that of SOGI. Same goes
for the case with harmonics.
Phase jump test: Similar behavior can be seen as
that of frequency jump tests i.e. frequency estimation
performance is very similar and slight difference for the
phase estimation error. It is to be mentioned here that
in the presence of harmonics, ASOGI converged faster
than SOGI.
Amplitude jump test: In this case, significant perfor-
mance difference can be observed between SOGI and
ASOGI. With and without harmonics, both frequency
and phase estimation error for ASOGI converged much
faster than SOGI. In addition, the peak overshoot and
peak estimation error were slightly smaller for ASOGI
than that of SOGI.
DC jump test: This test demonstrate that ASOGI
has much faster and smoother dynamics compared to
SOGI. The frequency and phase estimation error con-
verged at least 1 full cycle faster w.r.t. SOGI. Decay-
ing oscillatory transient response can be seen for SOGI
while no such phenomenon can be observed for ASOGI.
In addition to the above attractive features, in the
case of multiple adaptive filters, the harmonic decou-
pling network is very simple for ASOGI-FLL where
as SOGI-FLL has a complicated harmonic decoupling
network structure. SOGI-FLL uses FLL gain normal-
ization where as ASOGI-FLL does not use any gain
normalization. Despite these differences, the perfor-
mances of both techniques are similar. These results
demonstrate the effectiveness of the proposed alterna-
tive implementation of the SOGI-FLL.
6. Conclusions
In this paper, an alternative implementation of the
SOGI-FLL has been proposed for both nominal and
distorted grid conditions. In the case of distorted grid,
the proposed approach uses multiple filters in paral-
lel using a simple harmonic decoupling network. The
proposed modifications eliminate the need of FLL gain
normalization. In this regard, it reduces the compu-
tational complexity. Extensive experimental results
are presented. Experimental results demonstrated the
suitability of the proposed alternative implementation.
The proposed approach performed similar to SOGI-
FLL when the grid voltage suffered from sudden jump
in phase and frequency while performed better when
the grid voltage suffered sudden jump in amplitude and
DC offset.
c© 2019 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 410
POWER ENGINEERING AND ELECTRICAL ENGINEERING VOLUME: 17 | NUMBER: 4 | 2019 | DECEMBER
References
[1] LEKOUAGHET, B., A. BOUKABOU,
N. LOURCI and K. BEDRINE. Control of
PV grid connected systems using MPC tech-
nique and different inverter configuration
models. Electric Power Systems Research. 2018,
vol. 154, iss. 1, pp. 287–298. ISSN 0378-7796.
DOI: 10.1016/j.epsr.2017.08.027.
[2] SAFA, A., E. L. M. BERKOUK, Y. MESSLEM,
Z. CHEDJARA and A. GOUICHICHE. A Pseudo
Open Loop Synchronization technique for heav-
ily distorted grid voltage. Electric Power Sys-
tems Research. 2018, vol. 158, iss. 1, pp. 136–146.
ISSN 0378-7796. DOI: 10.1016/j.epsr.2018.01.014.
[3] ABOUDRAR, I., S. EL HANI, H. MEDIOUNI
and A. AGHMADI. Modeling and Robust
Control of a Grid Connected Direct Driven
PMSG Wind Turbine By ADRC. Advances
in Electrical and Electronic Engineering. 2018,
vol. 16, iss. 4, pp. 402–413. ISSN 1336-1376.
DOI: 10.15598/aeee.v16i4.2952.
[4] SAFA, A., E. M. BERKOUK, Y. MESSLEM
and A. GOUICHICHE. A robust control algo-
rithm for a multifunctional grid tied inverter to
enhance the power quality of a microgrid un-
der unbalanced conditions. International Jour-
nal of Electrical Power & Energy Systems. 2018,
vol. 100, iss. 1, pp. 253–264. ISSN 0142-0615.
DOI: 10.1016/j.ijepes.2018.02.042.
[5] MERAL, M. E. and D. CELIK. A comprehen-
sive survey on control strategies of distributed
generation power systems under normal and ab-
normal conditions. Annual Reviews in Control.
2019, vol. 47, iss. 1, pp. 112–132. ISSN 1367-5788.
DOI: 10.1016/j.arcontrol.2018.11.003.
[6] AHMED, H., M. BIERHOFF and M. BEN-
BOUZID. Multiple Nonlinear Harmonic
Oscillator-Based Frequency Estimation for
Distorted Grid Voltage. IEEE Transac-
tions on Instrumentation and Measure-
ment. 2019, pp. 1–9. ISSN 0018-9456.
DOI: 10.1109/TIM.2019.2931065.
[7] MERAL, M. E. and D. CELIK. Benchmark-
ing simulation and theory of various PLLs pro-
duce orthogonal signals under abnormal elec-
tric grid conditions. Electrical Engineering. 2018,
vol. 100, iss. 3, pp. 1805–1817. ISSN 0948-7921.
DOI: 10.1007/s00202-017-0660-x.
[8] KARIMI-GHARTEMANI, M. Enhanced Phase-
Locked Loop Structures for Power and Energy Ap-
plications. 1st ed. Hoboken: John Wiley & Sons,
2014. ISBN 1-118-79502-6.
[9] KHERBACHI, A., A. CHOUDER, A. BENDIB,
K. KARA and S. BARKAT. Enhanced structure
of second-order generalized integrator frequency-
locked loop suitable for DC-offset rejection in
single-phase systems. Electric Power Systems Re-
search. 2019, vol. 170, iss. 1, pp. 348–357.
ISSN 0378-7796. DOI: 10.1016/j.epsr.2019.01.029.
[10] AHMED, H., M. L. PAY, M. BENBOUZID,
Y. AMIRAT and E. ELBOUCHIKHI. Hybrid
Estimator-Based Harmonic Robust Grid Synchro-
nization Technique. Electric Power Systems Re-
search. 2019, vol. 177, iss. 1. ISSN 0378-7796.
DOI: 10.1016/j.epsr.2019.106013.
[11] MERAL, M. E. and D. CELIK. DSOGI-PLL
Based Power Control Method to Mitigate Con-
trol Errors Under Disturbances of Grid Con-
nected Hybrid Renewable Power Systems. Ad-
vances in Electrical and Electronic Engineering.
2018, vol. 16, iss. 1, pp. 81–91. ISSN 1336-1376.
DOI: 10.15598/aeee.v16i1.2485.
[12] BOUSSAID, A., A. L. NEMMOUR, L. LOUZE
and A. KHEZZAR. A novel strategy for shunt
active filter control. Electric Power Systems Re-
search. 2015, vol. 123, iss. 1, pp. 154–163.
ISSN 0378-7796. DOI: 10.1016/j.epsr.2015.02.008.
[13] CHOQUEUSE, V., A. BELOUCHRANI, E. H. EL
BOUCHIKHI and M. BENBOUZID. Estimation
of Amplitude, Phase and Unbalance Parameters
in Three-phase Systems: Analytical Solutions, Ef-
ficient Implementation and Performance Analy-
sis. IEEE Transactions on Signal Processing. 2014,
vol. 62, iss. 16, pp. 4064–4076. ISSN 1053-587X.
DOI: 10.1109/TSP.2014.2333565.
[14] AHMED, H., S.-A. AMAMRA and I. SAL-
GADO. Fast Estimation of Phase and Fre-
quency for Single Phase Grid Signal. IEEE
Transactions on Industrial Electronics. 2019,
vol. 66, iss. 8, pp. 6408–6411. ISSN 0278-0046.
DOI: 10.1109/TIE.2018.2860567.
[15] AHMED, H., S.-A. AMAMRA and M. BIER-
HOFF. Frequency-Locked Loop-Based Estima-
tion of Single-Phase Grid Voltage Parameters.
IEEE Transactions on Industrial Electronics.
2019, vol. 66, iss. 11, pp. 8856–8859. ISSN 0278-
0046. DOI: 10.1109/TIE.2018.2873527.
[16] JAALAM, N., N. A. RAHIM, A. H. A. BAKAR,
C. TAN and A. M. A. HAIDAR. A comprehen-
sive review of synchronization methods for grid-
connected converters of renewable energy source.
Renewable and Sustainable Energy Reviews. 2016,
vol. 59, iss. 1, pp. 1471–1481. ISSN 1364-0321.
DOI: 10.1016/j.rser.2016.01.066.
c© 2019 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 411
POWER ENGINEERING AND ELECTRICAL ENGINEERING VOLUME: 17 | NUMBER: 4 | 2019 | DECEMBER
[17] BHARDWAJ, M. Software phased-locked loop
design using C2000TM microcontrollers for sin-
gle phase grid connected inverter. In: Texas In-
struments: Application Report [online]. 2013.
Available at: http://www.ti.com/lit/an/
sprabt3a/sprabt3a.pdf.
[18] DYMOND, H. C. P., J. WANG, D. LIU,
J. J. O. DALTON, N. MCNEILL, D. PA-
MUNUWA, S. J. HOLLIS and B. H. STARK.
A 6.7-GHz Active Gate Driver for GaN FETs
to Combat Overshoot, Ringing, and EMI.
IEEE Transactions on Power Electronics. 2018,
vol. 33, iss. 1, pp. 581–594. ISSN 0885-8993.
DOI: 10.1109/TPEL.2017.2669879.
[19] BORTIS, D., D. NEUMAYR and J. W. KO-
LAR. ηρ-Pareto Optimization and Comparative
Evaluation of Inverter Concepts considered for
the GOOGLE Little Box Challenge. In: 17th
Workshop on Control and Modeling for Power
Electronics. Trondheim: IEEE, 2016, pp. 1–
11. ISBN 978-1-5090-1815-4. DOI: 10.1109/COM-
PEL.2016.7556767.
[20] RODRIGUEZ, P., A. LUNA, I. CANDELA,
R. MUJAL, R. TEODORESCU and F. BLAAB-
JERG. Multiresonant Frequency-Locked Loop
for Grid Synchronization of Power Convert-
ers Under Distorted Grid Conditions. IEEE
Transactions on Industrial Electronics. 2011,
vol. 58, iss. 1, pp. 127–138. ISSN 0278-0046.
DOI: 10.1109/TIE.2010.2042420.
[21] PAY, M. L. and H. AHMED. Modeling and Tun-
ing of Circular Limit Cycle Oscillator FLL With
Pre-Loop Filter. IEEE Transactions on Industrial
Electronics. 2019, vol. 66, iss. 12, pp. 9632–9635.
ISSN 0278-0046. DOI: 10.1109/TIE.2019.2892677.
[22] SHINNERS, S. M. Modern Control System The-
ory and Design. 2nd ed. New York: John Wiley
& Sons, 1998. ISBN 0-471-24906-1.
[23] TEODORESCU, R., M. LISERRE and P. RO-
DRIGUEZ.Grid Converters for Photovoltaic and
Wind Power Systems. 1st ed. Hoboken: John Wi-
ley & Sons, 2011. ISBN 0-470-05751-3.
About Authors
Hafiz AHMED was born in Dhaka, Bangladesh. He
received the B.Sc. degree in Electrical & Electronic
Engineering from Ahsanullah University of Science
and Technology, Dhaka, Bangladesh, in 2011, the
M.Sc. degree in Systems, Control and Information
Technology from Joseph Fourier University, Grenoble,
France, in 2013, and the Ph.D. degree in Automatic
Control from the University of Lille 1, France, in 2016.
For the Ph.D. thesis, he received the EECI (European
Embedded Control Institute) Ph.D. award, 2017.
He has also obtained the Best Ph.D. Theses award
from the Research Cluster on Modeling, Analysis and
Management of Dynamic Systems (GDR-MACS) of
the National Council of Scientific Research (CNRS)
in France in 2017. He was a Postdoctoral fellow at
Clemson University, SC, USA followed by academic
appointments in Bangladesh at the University of Asia
Pacific and North South University. Since September
2017, he joined the School of Mechanical, Aerospace
and Automotive Engineering, Coventry University,
United Kingdom. He is interested in applied control
engineering with special focus in energy and environ-
ment. He is an Associate Editor of the International
Journal of Electrical Engineering & Education.
Mohamed BENBOUZID received the B.Sc.
degree in electrical engineering from the University
of Batna, Batna, Algeria, in 1990, the M.Sc. and
Ph.D. degrees in electrical and computer engineering
from the National Polytechnic Institute of Grenoble,
Grenoble, France, in 1991 and 1994, respectively, and
the Habilitation r Diriger des Recherches degree from
the University of Picardie "Jules Verne", Amiens,
France, in 2000. After receiving the Ph.D. degree, he
joined the Professional Institute of Amiens, University
of Picardie "Jules Verne", where he was an Associate
Professor of electrical and computer engineering. Since
September 2004, he has been with the University of
Brest, Brest, France, where he is a Full Professor
of electrical engineering. Prof. Benbouzid is also
a Distinguished Professor and a 1000 Talent Expert at
the Shanghai Maritime University, Shanghai, China.
His main research interests and experience include
analysis, design, and control of electric machines,
variable-speed drives for traction, propulsion, and
renewable energy applications, and fault diagnosis
of electric machines. Prof. Benbouzid is a Fellow
of the IET and an IEEE Senior Member. He is
the Editor-in-Chief of the International Journal on
Energy Conversion. He is also an Associate Editor
of the IEEE Transactions on Energy Conversion and
the IEEE Transactions on Vehicular Technology. He
is a Subject Editor for the IET Renewable Power
Generation.
c© 2019 ADVANCES IN ELECTRICAL AND ELECTRONIC ENGINEERING 412
